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A hardware and software system has recently been developed to investigate the 
stability of proton beams in the PS. Based on Fast Fourier Transform (FFT) analysis 
of high resolution sampled bunch measurements, the system attempts to monitor all 
modes of coherent longitudinal dipolar instability during a complete acceleration 
cycle. 
 
A fast Digital Signal Processor (DSP) controls a Time-to-Digital Converter (TDC) 
module which measures, to 20ps resolution, the time interval between two pulse 
trains. The reference signal is based on a fundamental RF train whilst the ‘Hit’ signal 
is derived from the beam. 
 
Under Windows 95, a powerful Graphical User Interface (GUI) has been developed 
displaying results in both time and frequency domains. Interfacing to the PS Control 
System, a Front-End Computer (FEC) receives GUI user requests of data treatment 
and sample range selected. This triggers further work in the embedded DSP’s Real-
Time (RT) task, calculating the processed data subset from a TDC acquisition burst. 
 
This report gives a detailed account of the work done in the design, implementation, 
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The ideal counter-measure for particle beam instabilities which may arise in the PS 
machine would be to locate precisely the offending source of impedance and then remove or 
damp its effect. Preventative methods, such as controlled blow-up of the longitudinal 
emittance, are the established means to combat instabilities. However, in the case of the 
proton beam for LHC, only limited sacrifices of beam brightness can be made. 
 
The motivation for this system was therefore to provide a means to investigate the 
stability of proton beams in the PS. Based on Fast Fourier Transform (FFT) analysis of high 
resolution sampled bunch measurements, the system attempts to monitor all modes of 
coherent longitudinal dipolar instability during a complete acceleration cycle. 
 
The principle hardware components are a fast Digital Signal Processor (DSP), the 
Texas Instruments TMS320C30, and a Time-to-Digital Converter (TDC) which measures to 
20ps resolution.. Software in the DSP controls the TDC module which measures the time 
interval between two pulse trains: a reference signal based on a fundamental RF train and a 
‘hit’ signal derived from the beam. 
 
In addition, an interface module was developed by a collaborating member of the 
project allowing more detailed diagnostics to be gained from each measurement word. Its 
function is to attach the current bunch number to the measured time interval, which is useful 
for data grouping. It also provides a means to gate a burst of acquisitions over a chosen 
duration. This assists the DSP software in separating the acquisition and processing phases. 
 
The software specification required the completion of several tasks. Firstly, a Real-
Time (RT) task, written in C, was necessary in the DSP to acquire and process measurements 
read from the TDC. Min/Max, Normalisation, and FFT calculations are some of the treatment 
algorithms which can be performed according to the demands of the user. 
 
A chosen range of processed results is then made available to the PC host using 
communication library routines supplied by the DSP vendors. This layer is the equipment 
interface to the PS Control System and has the term Front-End Computer (FEC). A list of 
properties corresponding to user requests were defined to, for example, acquire treated DSP 
data, read error status, or write the chosen harmonic number. To this end, a new Equipment 
Module (EM), “DSP”, was developed based on the Isolde PC Control System standard. 
 
For use on the Windows 95/ Windows NT platforms, a Graphical User Interface 
(GUI) was designed using Visual Basic 4.0. Results in both the time and frequency domain 
are available, displayed in tabular and graphical formats. Code was also written to handle user 
requests. This was achieved using standard PS Controls Application Programming Interface 
functions (APIs) to send/ receive information to/ from the FEC. 
 
Finally, the successful results obtained during a Machine Development (MD) session 
in December 1996 are presented. The sensitivity of the system was found to be high which 
enabled useful beam instability diagnostics to be made. 
 
The aim of this note is give a comprehensive account of the work done in the design, 








The motivation for this system was to provide a means to investigate the stability of 
proton beams in the PS [R1]. 
 
Traditionally, controlled blow-up of the longitudinal emittance of the beam is used to 
prevent instabilities which may arise (see Figure 1). This technique is used to deliver high 
intensity proton beams to the SPS as well as to the antiproton production target of the AAC 
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Figure 1 Before blow-up we see that the bunch has low longitudinal emittance Lε . For a given 
intensity (all instabilities are intensity dependent) this leads to a large peak current which can lead to 
instabilities. After actively blowing-up the beam, the subsequently increased Lε  leads to a lower peak 
current, stabilising the beam. 
 
In the case of the proton beam for LHC however, the emittance budget is much 
tighter, since the SPS requires stable bunches of a given length. Increasing the RF Voltage 
can reduce bunch length as shown in Figure 2. Hence the amount of RF equipment can 






Low RF Voltage 
 
 
                                                          
1 The synchronous particle is the ideal particle whose revolution frequency is a sub-multiple of the RF 
frequency. All other particles perform synchrotron oscillations around this particle under the influence 
of the RF voltage. This ‘clumps’ the particles around the synchronous particle in a bunch. This bunch 
is contained in an RF bucket, which defines the limits of stable motion of the particles. 
• 
Synchronous particle  
Longitudinal 
emittance  = area 




















































Figure 2 Bunch shapes for different RF Voltages (exaggerated effect!). Lε  cannot be changed but the 
RF Voltage serves to reduce the bunch length 
 
Intense investigation is then necessary concerning the stability of the beam in the PS. 
The first step in this direction is to measure and analyse the modes of instability. 
 
The goal of this system is to monitor all modes of coherent longitudinal dipolar 
instability during a complete acceleration cycle. The principles of such instabilities will now 
be given in order to aid understanding of the precise system requirements. 
 
The mechanism by which longitudinal instabilities can grow is outlined in more detail 
in Figure 3 [R2]. Any change in cross-section of the vacuum chamber leads to a finite 
impedance. So for longitudinal motion it is usual to describe the vacuum chamber as a series 
of cavities for each change in material, shape or size. The RF cavities are the most important 
source of longitudinal impedance in the machine. The beam then induces a voltage in each 
cavity, which will decelerate the particles. If the cavity has some resonant frequency which 
corresponds to some harmonic (multiple) of the revolution frequency then this will lead to a 
large Electro-Magnetic field which in turn will mean that this particular cavity will have a 
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Figure 3 Longitudinal instability mechanism 
 
These effects can lead to a state where the whole bunch is moving back and forth 
around the synchronous position as a single solid object (see Figure 4). This property is 






















Figure 4 Single bunch dipole instability. The bunch rotates around the synchrotron frequency with a 
frequency = synchrotron frequency (or phase oscillation frequency) 
 
Figure 4 notes that this effect can be seen on an oscilloscope. It is precisely this 
advantage which makes it possible to implement a modern measurement system to analyse 
dipole instabilities. With a handle on the centre of motion (stable phase) and a pick-up on the 
beam signal the magnitude of these rotations can be measured in the time domain. Thus a high 
resolution Time to Digital Converter (TDC) module could provide quality instability analysis. 
 
Diagnostics on higher order motion such as quadropolar longitudinal instabilities 
cannot be gained with purely timing instrumentation. This is because, for example on the 
quadropolar instability, the centre of gravity of the bunch does not move but instead the 
bunch lengthens and shortens. Such effects would not be seen on a TDC and hence this 
system is restricted to monitoring all modes of dipolar instability. 
 
Finally, brief explanation of the term ‘modes’ shall be given. 
 
It is possible, indeed probable that the field induced in a cavity will remain behind 
long after a bunch has passed, and will therefore affect any following bunches. This will lead 
to multi-bunch instabilities, known as coupled bunch modes. For example for four bunches 
we get four possible modes of coupled bunch oscillation (see Figure 5) each of which may be 
stable or unstable. 
 
 














See on scope 
Longitudinal phase 
space 




















Figure 5 Different modes of coupled bunch oscillation for 4 bunches. At M=0, all bunches oscillate in 
phase, M=1 π/2 between phase of the oscillation of each bunch,...M=3, 3π/2 between phase of the 
oscillation of each bunch. 
 
It is clear that the phase shift is a signature of the mode in which all bunches are 
moving. If the mode of a longitudinal dipolar instability can be identified then an insight into 
the impedance driving the mode can be obtained. Having localised the source of impedance 
RF specialists will attempt to reduce its effect. 
 
The intention of this system is to perform a Fourier Frequency Analysis on sampled 









The principal components of the Mode Measurement system are the DSP, a Texas 
Instruments TMS320C30 board, and the TDC, an M690 module developed by Highland 
Technology. The original project specification was based around the capabilities of this 
hardware. In truth however, the choice of the brand and particular type of modules was 
predetermined. This was due to the fact that a previous project, no longer in operation, also 
used such DSP and TDC architecture. The goal was thus to minimise budget concerns by 
attempting to reuse the modules for a new development. After only a short time, it became  
evident that the hardware could definitely meet the new specification and hence the choice 
was justified. Indeed the TDC module is still a very high quality design by today’s standards 
and continues to be produced by the vendors. 
 
For the purposes of bench testing in the laboratory, initial findings could be obtained 
with simply the DSP and TDC when supplied with input pulse trains from Digital Function 
Generators. However, to enable specialist usage on PS proton beams, further signal 
conditioning hardware was also necessary. Starting with a pick-up from the beam, the ‘Hit’ 
signal, used to stop the TDC count, is passed through a Low Pass Filter and then a Constant 










• • • 
• 
• 
A New PS Mode Analysis System for Monitoring Proton Beam Instabilities 
 10
Fraction Discriminator. The resulting output is a logic signal which is compatible with the 
TDC ‘HIT’ input. 
 
In addition, an interface module was developed by a collaborating member of the 
project, John Evans of CN Division. It should be acknowledged that the results of his 
extensive work brought an extra dimension to the project functionality. The module allows 
more precise and detailed diagnostics to be gained from each digital measurement word. The 
principal benefit is that it attaches the current bunch number to the measured time interval. By 
tagging values in this way, the data can be better grouped. It may also serve in identifying 
possible badly phased rings in the booster, for example, on h20 when the four rings of the PS 
Booster must be well synchronised whilst injecting five bunches each to the PS. The module 
also provides a facility to gate a burst of acquisitions over a certain duration. This is useful for 
the controlling DSP software in clearly separating the acquisition and processing windows. 
 
The platform for the low-level hardware (TDC, Interface module, filter, etc.) is 
CAMAC. The Technical Specifications of the TDC module were found to be best under this 










































Figure 6 Hardware Layout of the Mode Measurement System 
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Figure 7 Low-level CAMAC hardware 
 
The driving principle of the hardware operation lies in the Divide by h + 1 for 
generating the Start pulse TDC input, as shown in Figure 6. Best explained by an example, if 
we say that h20 is in use, and bunches are named 0 to 19 then if the current time interval 
measurement is for bunch 3 then the next will be for bunch 4 and the next for bunch 5 etc. 
(see Figure 8). This gives the system good predictability since bunch measurements are 
consecutive. It may have been preferable to acquire values at each RF period instead of per 
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Figure 8 Successively advancing acquisitions by one RF period to attain consecutive bunch time 
interval measurements 
 
The measurement frequency is thus given by  
 
fmeas = frf / (h + 1) 
 
 
i.e. slightly below the revolution frequency frev. On the ferrite cavities, if we assume 
the current measurements are being taken around the highest possible frev, a value of 9.5 MHz 
is obtained for frf. Thus, 
 
9.5E+06 / 21 = 452.4 kHz 
 
A start pulse for the TDC is therefore generated approximately every 2.2 μs. The 
divider by h + 1 is a programmable IC on the Interface module. A modulo h chip on this 
module resets the next measurement to bunch 0 after bunch 19. 
 
Both inputs to the Interface module must be TTL logic. Figures 6 and 7 show that 
non-negligible hardware concerns are involved to create the required Stop input. Taking a 
pick-up signal from the beam, its amplitude is a function of the number of charges per bunch 
and the bunch length. To ensure that only the DC component of the beam signal is taken and 
not the 2nd, 3rd,...harmonics, a Low-Pass Filter of range 0 to 19 MHz is used. Without this 
filter, the higher order harmonics could prevent correct identification of the fundamental 
position of the bunch. The filtered signal amplitude then still depends upon the number of 
charges per bunch. A Constant Fraction Discriminator follows, attempting to ensure that all 
bunches are seen, independent of their amplitude. This requires careful setting of the fraction 
of the signal height at which bunches can be identified. The CFD is set to trigger on the 
positive input edge. 
 
Finally, a NIM to TTL converter provides the required TTL logic Stop signal.  
 
The clear Start and Stop pulses are then fed to the TDC. It reports the time of the Stop 
signal occurrence relative to the reference start channel edge. When a time interval has been 
acquired, the TDC flags a signal indicating that a value is ready for readout. The interface 
then makes this word, with a bunch number tag attached in bits 26-30, available at the DSP 
level via the 50-pin serial ribbon cable. It then waits until the DSP software reads the value 
and sends a clear command to rearm the next TDC measurement. 
 
This acquisition process continues throughout the duration of the gate window which 
is controlled in hardware by preset counters. The present implementation opens the gate at 
C215 2 just before injection, and closes it at C600. This gives a large number of acquisitions 
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in the burst, enough to perform quality diagnostics upon. The buffer size is limited in software 
to 150,000 samples, corresponding to a data window of between 350 and 450 ms, depending 
on where in the cycle the gate window is defined. 
 
Data is received in the DSP via its Memory Expansion Connector. This is a 96-pin 
port whose address lines are not used by the DSP since the on-board memory is sufficient. Its 
pin-out includes signals which assist in the synchronisation and control of data transfer to and 
from external sources. Advantage of this fact was taken in the Interface module design to send 
the data along these lines. Knowing the address range over which data is received allows the 
software to read from the correct locations. A small card, again developed by J. Evans, 
specifies this range, and also interfaces the 96-pin connector to the 50-pin cable. 
 
This outlines the basics of the hardware functionality for the Mode Measurement 
System. Further details will be given in the following sections when the main features of the 
principal hardware components (DSP, TDC, and Interface modules) are described. 
 
 
3.3 The DSP 
 
Since the reader may not be fully conversant with DSP architecture this section 
presents a brief introduction to its structure in general compared to conventional 
microprocessors. The application of the particular DSP used in this project then follows. 
 
The word DSP describes a particular microprocessor architecture. It entails  
 
• a highly parallel internal structure 
• more than one Arithmetic Logic Unit (ALU) 
• an on-chip hardware multiplier 
 
A typical DSP architecture is shown in Figure 9 compared to the conventional 
microprocessor of Figure 10 [R3]. 



















































Figure 10 Conventional microprocessor design 
 
The parallelism is clearly evident in Figure 9. Three ALUs are included as opposed to 
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time slots may appear to be necessary, the arithmetic can in fact be done in parallel. Hence 
only a single microcycle is required. 
 
Reduced Instruction Set Computers (RISC) structures (pipelining- more instructions 
per time unit) have increased the speed of conventional microprocessors, however the 
inherent DSP parallelism - more things done in a single cycle - makes calculations faster on 
DSPs. 
 
The TMS320C30 System Board used in this project [R4], is one of the most well 
recognised DSPs on the market. Although it is now several years old it continues to be used in 
widespread applications since it is a stable environment with vast supporting software 
development tools. 
 






















Figure 11 The TMS320C30 DSP System Board 
 
The system is centred on a high performance TMS320C30 32-bit processor, featuring 
floating-point mathematical operations with an instruction cycle time of 60 ns including the 
critical multiply/accumulate function. It is ideally suited to the Real-Time (RT) manipulation 
of sampled data and implementation of fast signal processing. Considering that many FFTs 
have to be done in constructing an RT Spectrogram this is important. 
 
Originally, the board was populated with 64 Kwords (256 Kbyte since a DSP word is 
32 bits) of fast static memory (SRAM) local to the C30, and another 64 Kwords of dual-
ported SRAM intended for DSP-PC host communications. Given that the intended acquisition 
buffer size is to be 150,000 words, a further 128 Kwords of fast local SRAM was purchased 
to upgrade the board. This ensures adequate space for the program, data, and communications. 
 
The Memory Expansion Connector is provided primarily for the connection of a 
memory daughter board, allowing access to up to 16 Mwords of memory. However, as 
previously stated, additional memory was not required, and the address lines were instead 
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Brief attempts were made to use the Analogue Interface on the System Board. During 
acquisition it may have been useful to output data to an oscilloscope via a Digital to Analogue 
Converter (DAC). Unfortunately though, this process affected the integrity of the data, and 
hence further efforts were discontinued. 
 
 
3.4 The TDC 
 
The M690 is a single-width CAMAC time-to-digital converter [R5]. It accepts one 
pulse edge as a time reference (REF), and one ‘hit’ signal edge (HIT). The module reports the 
time-of-hit, measured relative to the reference channel edge. 
 
The TDCs quality is demonstrated by the specification feature that 32-bit time 
interval measurements can be made with 20ps resolution. Thus a large time range (+/- 
41.94304ms) is available, whilst maintaining excellent resolution. 
 
Applied to the Mode Measurement System, no more than 16 bits are required i.e. 
values up to 1.28 μs. On the lowest available harmonic number, h=4, and assuming fmeas is 
again 2.2 μs with the four bunches equally distributed, time intervals in the region of 550 ns 
will be obtained. Sixteen bits allows sufficient margin for factors such as a missed bunch, 
interface module overheads, and the very instabilities we are looking for. 
 
The functionality of the M690 is easy to understand. It uses two 32-bit synchronous 
binary counters called HIT and REF. These counters are first synchronously reset and then 
allowed to run. When REF is triggered, its counter is frozen, and likewise for HIT. The 
outputs of the counters are then fed into an ALU set to perform the operation  
 
‘HIT’ counts - ‘REF’ counts 
 
The count difference between both counters is therefore directly proportional to the 
interval of time that took place between freezing one counter and the other. Multiplying the 
result by the resolution gives a picosecond value of the measured time. Unfortunately, if HIT 
is triggered before REF then negative time is reported. This facility is of no use in our system, 
and indeed presented difficulties to the Interface module’s intention of using the available 
upper sixteen bits of the 32-bit measurement word. A precaution was therefore taken in the 
interface design to prevent the occurrence of negative time intervals. 
 
The TDC provides adequate signals with which to control the module. READY+ is 
flagged when both HIT and REF have seen pulse edges. This is used in the DSP software to 
poll the acquisition status - when READY+ is received a word is available for readout. PCLR- 
is the signal to clear all M690 TDC registers. It is active low hence the software must generate 
a negative pulse after reading the word. 
 
 
3.5 The Interface Modules 
 
Two specific interface modules were developed for the project - a “CAMAC/TDC 
Interface” and a “DSP/TDC Interface”.  The former is used to provide the following 
functions:  
 
• Bunch number tagging - the current bunch number is attached to the unused part of 
each TDC measurement word . 
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 MSB
• Gating - a gate signal is provided to flag the acquisition stage.  This flag is sent on 
the MSB of the acquired word as it allows convenient software loop testing e.g. branch if 
minus.  
• Proper sequencing of Ref/Hit signals  - This avoids the TDC returning negative time 
intervals.  This leads to easier and faster results interpretation and allows the use of the MSB 
for the gating signal. 
 
A high-level schematic of the interface module is shown in Figure 12.  Note that this 




































Figure 12 Schematic of the CAMAC Interface module and Buffer Card functionality 
 
Pulsing the “Gate On” input sets the S-R flip-flop [R6] and enables TDC 
measurements by removing the Port Veto signal (PVTO-). The TTL-level RF train input is 
divided by h+1 to acquire successive bunch measurements (as described in Section 3.2). The 
following monostable output triggers the REF input of the TDC which in turn responds by 
pulling REFCHAN- low.  This is then fed back to a D-type flip-flop which is clocked by the 
“Beam” input (again TTL level).  Another monostable then sets the HIT trigger for the TDC  
and is also used to latch the output of the “Beam”/h counter.  This simple handshaking means 
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only output positive value data.  The measurement is complete and output is valid when 
READY+ is set by the TDC. 
 
This READY+ signal triggers the DSP software into reading and storing the data.  
Once this has been done, the DSP sends a PCLR- signal to the TDC (via the interface cards) 
which enables the following measurement.  This process continues until a “Gate Off” pulse is 
received so changing the acquired word MSB.  The DSP then goes into its data processing 
routines.   
To avoid contention, an unused part of the DSP memory map (the “Memory 
Expansion Connector”), is assigned for Interface module access. The functions’ addresses are 
given in Table 1.  
 
Chosen Address Function 
Vxxxx216 Initialisation - Write the value of h to be used in the current session from DSP 
to Interface.  This is used to divide the “Beam” input. 
Vxxxx316 Initialisation - Write the value of h+1 to be used in the current session from 
DSP to Interface.  This is used to divide the “RF” input. 
Vxxxx416 Initialisation - Read back h to check successful writing 
Vxxxx516 Initialisation - Read back h+1 to check successful writing 
Vxxxx616 Real-Time - Read the unaltered complete 32 bit TDC time value 
Vxxxx716 Real-Time - Read the prepared 32 bit word with MSB = gate, bits 26-30 = 
bunch number, bits 0-15 = measured time interval 
 
Table 1 Interface memory map  
 
The addresses are valid for any value of V from C16 to F16.  Note also that only the 3 LSBs of 
the address lines are decoded. 
 
Figures 13-15 show simplified block diagrams for the different modes of operation.  Only 
writing and reading “h” is shown; the active components for the similar actions for “h+1” 
should be apparent.  A complete schematic is included in Appendix 2. 
 
The “DSP/TDC Interface” card performs preliminary address decoding for the above 
functions and also provides input/output buffering.  The PCLR- and READY+ signals are 
connected to the DSP signals XF0 and XF1 respectively to provide the handshaking 
functions. 
 
The location and description of all files needed to realise and test the hardware is 
given in Appendix 2.  These include the schematic diagrams, the files needed to fully simulate 
the circuits and the source and JEDEC files for the programmable devices.  
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Figure 15 “Read h” mode for TDC-Camac interface card 
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The overall software specification can be split into three main categories. Firstly a 
program is necessary in the DSP to acquire and process the measurements read from the TDC 
module. The task must be ready to collect successive measurements over the duration of a 
gate window, the length of which is defined in hardware. Thereafter, treatment must be 
performed according to the demands of the user, and the results made available to the PC 
host. 
 
The communication of these demands, named properties, and the transfer of data 
between DSP and PC platforms, forms the second software requirement. Read properties must 
be defined, for example, to acquire the treated DSP data, error status, and number of data 
points obtained during the gate. The range of Write properties must include instructing the 
DSP which bunches to process intensively, the data subset to be viewed, and the user’s choice 
of treatment to be performed. Synchronisation concerns between the DSP and PC must also 
be considered. This layer has the term Front-End Computer (FEC) under PS Control System 
nomenclature, since it defines the upper interface to the equipment.  
 
Finally a Graphical User Interface (GUI) is necessary to present the results. In 
addition to providing an easy-to-use tabular and graphical display, code must be written to 
effect the user requests. This is achieved from the Windows 95 or Windows NT platform by 
accessing the PS Control System which uses a standard protocol [R7] to send/receive 
information to/from the FEC equipment. 
 
Figure 16 shows the relationship between software components in the Mode 
Measurement System hierarchy. A description of the specifications and algorithms used at 
each level will then be described. Details of the code itself will be deferred to Sections 4.2 - 
4.4. 




















Figure 16. Software hierarchy of Mode Measurement System 
 
 
4.1.1 DSP Level 
 
The software at the DSP Level forms the core of the Mode Measurement System. All 
acquisition and processing must be done extremely fast to ensure a quality Real-Time (RT) 
performance. The TMS320C30 32 bit floating point processor is especially suited to the real-
time manipulation of sampled data and general high speed processing. 
 
The main components of the algorithm will now be identified. 
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Figure 17. DSP Software Algorithm 
 
• Perform s/w and h/w initialisations - The first program step is to allocate enough memory to 
store the various data. For example, a large array must be defined to hold the successive 
measurements acquired during the gate window. The hardware initialisations consist of 
writing the chosen harmonic number to the various counters of the TDC CAMAC Interface 
Module, the syntax of which will be given in the Code description. 
 
• Do forever - The DSP program is a continuous Real-Time task. It should always be running 
independent of whether or not the Visual Basic application is running. Therefore the program 
loops forever, acquiring measurements and/or awaiting instructions from the user. 
 
• Has FEC collected current results? - This check is the only synchronisation element the 
program must handle. The task may only perform the next acquisition and processing if the 
PC host has successfully retrieved all the current results. A flag from the FEC signals the DSP 
trigger. 
 
• Perform new TDC acquisition? - This step must be taken in context with the user 
requirements in the Graphical User Interface. The choice exists to either perform a new TDC  
measurement or, to disable further acquisition and carry out a variety of processing options on 
the current data set. 
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• Acquire data over gate window duration - Should an update be requested, the system must 
be ready to acquire new TDC data. The gate window is enabled by hardware using Start and 
Stop signals over the beam cycle region of interest. When the gate opens, successive 
measurements are collected until the gate closes or a pre-defined buffer size limit is reached. 
 
• Do treatment and return results - A number of data processing options were requested in 
order to fully diagnose measurements results. For example, two bunches can be selected and 
compared, and also the full TDC buffer can be inspected with each sample’s associated bunch 
number. Therein, any of Raw, Min/Max, Sliding Mean, Normalisation, and Fast Fourier 
Transform (FFT) operations can be performed. Error status and the size of the available buffer 
are also returned. 
 
• Having prepared the results, the FEC can be signalled that DSP action is complete and data 
is ready for collection. 
 
 
4.1.2 Front-End Computer Level 
 
The concept of the Front-End Computer (FEC) is the PC equivalent of the well-
established VME-based Device Stub Controller (DSC) in the PS Control System. The main 
function is to provide a uniform interface to accelerator equipment enabling control and 
acquisition from network PCs and workstations. 
 
All FEC development work for the Mode Measurement System was performed with 
reference to the Isolde PC Control System described in [R8], upon which this level is entirely 
based. 
 
The requirements of “DSPFEC”, are to listen to network requests then send the user 
instructions to the DSP, and also to read back and store results data made available by the 
DSP upon user demand. To this end, an Equipment Module named “DSP” was implemented 
using C language, and a suite of properties defined. For example property “HARMNUM” 
receives the user’s chosen harmonic number to be sent to the DSP board whilst “OUTVECA” 
is designed to read a results data buffer. 
 
However, properties alone are not enough to communicate directly with the DSP 
board. The peculiarities of exactly how to control DSP programs from the PC host must be 
resolved. 
 
Loughborough Sound Images (LSI) Ltd., the TMS320C30 board vendors, supply the 
software library routines to start and stop the DSP, and communicate data bidirectionally 
[R9]. An area of dual-port memory on the DSP provides the DSP-PC interface platform. 
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Figure 18 DSP-PC interfacing 
 
An example of LSI library usage with the DP memory in the Mode Measurement 
System is shown in Figure 19. Here, the chosen processing option is received in the FEC via a 
user request to the EM property “USROPN”. The LSI library routine, PutInt() is then 

















Figure 19 Example of scheme used to transfer data from the FEC to the DSP. 
 
When data needs to be read from the DSP, the routine RdBlk32() is called to 
acquire an array of values from named Dual-Port memory locations. 
 
One final point is that a flag is polled approximately every millisecond checking if the 
DSP has finished processing and the PC can proceed to acquire results. If set, the PC then 
reads the DSP error status, size of available buffer, and the requested data. A user request 
from the GUI will therefore always have the current data available. 
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4.1.3 Application Level 
 
In common with the FEC Level, development of the user application software 
required consideration of two major areas. Firstly, to investigate establishing a connection and 
communicating with the FEC from the PS Control System Office Network. Secondly, in 
defining the user specifications in terms of the presentation and options available on the 




4.1.3.1 Control System Access 
 
From the Windows 95 desktop PC, two types of PS Control System Access are 
possible when executing a property of a particular equipment. The first method directly calls a 
FEC identified by its port address, in order to send and/or receive data. The second method 
passes data packets to the ‘Passerelle’ system workstation which allows access and control of 
all VME-based DSC elements. Figure 20 shows the complete PS Control System topology. 
This figure is taken from Reference [R10] to which the reader should refer for a full 




Figure 20 PS Control System Topology 
 
The path chosen depends upon the supplied equipment name defining the specific 
low-level hardware to be accessed. All equipments pertaining to a FEC are registered in a 
database whose format is a simple Microsoft Excel Comma Separated Values file 
(EQPNAMES.CSV). All other equipments not listed such as the DSC-based elements, have 
their data packets sent to the Passerelle system which reads its parameters from the PS Oracle 
database server. 
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These details are hidden from the user by a standard Dynamic Link Library 
RPCAPI32.DLL, which is loaded at run-time when the calling Windows 95 or Windows NT 
3 user application is started. This DLL is a file containing the executable code of C functions 
and subroutines, serving to communicate with either the FECs or the Passerelle. The complete 
list of actions performed by the DLL will be given in Section 4,4,2, however at this stage, it is 
sufficient to say that RPCAPI32.DLL provides transparent user access to the properties of 
‘DSPFEC’. 
 
The Mode Measurement System represents a new development in the PS Controls 
system since currently only Isolde uses such Front End PCs. A FEC was necessary for this 
project simply because the DSP hardware is PC-based. Attaching it to the Controls Network 
has seen advantages in stability, communications and scope, diverse user application 
possibilities, and extendibility. 
 
Although the concepts are entirely derived from the well established Isolde Control 
System, the project has its own separate FEC and equipment database for security. This 
framework gives scope for possible future FEC applications requiring PC hardware. 
 
 
4.1.3.2 User Specifications 
 
Complete freedom was given in the specification of the user interface ‘look and feel’. 
Only the functional requirements were defined, these being :- 
 
• Flexibility in the range of harmonic numbers the system can work on 
• Provide a variety of processing options e.g. process two bunches intensively, or give an 
overview of the complete data set 
• Display results in both graph and tabular format 
• Provide a zoom facility to inspect specific data points 
• Allow a range of treatment options e.g. Raw, Min/Max, Normalisation, FFTs 
• Enable automatic or single-shot measurement 
• Facility to print results 
 
And finally, the original goal of the Mode Measurement System should be recalled 
 
• To provide a graphical display, in the form of a Spectrogram, in order to detect any modes 
of longitudinal dipolar instability, by means of multiple FFT computations. 
 
 
4.1.3.3 Programming Environment 
 
The programming environment chosen was Visual Basic 4.0. There were several 
reasons for this choice :- 
 
• Visual Basic (VB) allows powerful Windows user interfaces to be designed easily 
• The Passerelle system can be incorporated into a VB program. 
• Many Control Group applications, in particular the ISOLDE experiment applications, have 
been written in VB so it is a consolidated development environment. 
                                                          
3 All applications software to access the control system from the Windows 95 environment is binary 
compatible with the Windows NT environment. This means that the Mode Measurement System Visual 
Basic program to be described can run on both platforms without requiring recompilation. 
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The programming language itself is an extended form of BASIC with constructs 
which are found in modern languages such as C (e.g. case statements, while loops, etc.). 
 
 
4.2 Programming the DSP 
 
The fact that relatively few DSP-based applications have been developed at CERN 
made the software task more demanding. Further, the numerous differences in architecture of 
market DSPs often means that little can be gained from studying previous project running on 
distinct hardware. 
 
However, in addition to the purchase of the DSP hardware itself in 1993, the full 
support package was also bought. This includes a Debug Monitor, PC Interface Library, and 
Texas Instruments Assembler, Linker and C Compiler Tools [R11]. The vendor also supplied 
numerous programming examples and software libraries to aid development. The author also 
discovered that the on-line Technical Support available was excellent; problems encountered 
were usually solved within 24 hours. As a result, programming on the TMS320C30 board was 
greatly simplified. 
 
A combination of compile, link, memory mapping, and source code files are required 
for a project. It is advisable to perform all development work from the DOS environment 
since Windows may cause memory conflicts when communicating with the PC host. All code 
for the Mode Measurement System was written in C with the exception of a small number of 
inline assembly language statements to access directly certain features of the hardware. 
 
The names and locations of all files comprising the DSP program can be found in the 
Software Inventory, Appendix [A1]. 
 
An overview of the software development flow and supporting tools is shown in 
Figure 21. Reference should be made to this figure throughout the discussion that follows. 





























Figure 21 Software Development Flow and Supporting Tools 
 
4.2.1 Compilation and Assembly 
 
The DOS batch file performing the compile and assembly stages on the source 
program, is very simple indeed. The contents of clnoopt.bat are :- 
 
call c:\setpath 
cl30 -g dspmode.c 
 
Calling setpath.bat a priori, merely restores the correct environment in which to 
use all the tools. For example, it defines the directory path the linker must later search in for 
supporting libraries. 
 
The following line invokes the utility program ‘cl30’ which itself invokes the 
TMS320C30 floating-point C compiler. This source code, dspmode.c, is firstly parsed to 
check for syntax errors. A Code Generator then produces an assembly language source file 
from the parser output. Thereafter, the Assembler automatically translates the file into an 
object format which will be recognisable at the linking stage. 
 
If the program is written in C (which is the case for the Mode Measurement System) 
as opposed to assembly language, then details of the Common Object File Format (COFF) are 
less relevant. COFF is specific to Texas Instruments DSPs, its purpose being to allow modular 
assembly language programming. It is important however, when linking, as will be 
demonstrated in the following section. 
The -g flag causes the compiler to generate symbolic directives for use with the 
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Other options flags are also available should the user wish to control the overall 
operation of cl30. Warning is given against using the optimiser without a great deal of care 
and attention. It was found that in trying to improve execution speed, spurious results were 
occasionally obtained, details of which are outlined in Chapter 6. The final version of 
dspmode.c was not passed through the optimiser. 
 
At the time of writing, the compiler, assembler, and linker in use were all at Version 
4.50. The most recent release is in fact V4.70 from Texas Instruments which may cure certain 
problems experienced. 
 
4.2.2 Linking and Memory Mapping 
 
The objective of the linker is to combine the assembled source file with other 
necessary object files and libraries to produce a single executable object module. It also 
allocates the program to DSP memory with the aid of a memory mapping command file. 
 
Below is the DOS batch file, lnkonly.bat, created for this purpose :- 
 
lnk30 dspmap.cmd dspmode lsiboot.obj -lsiglib.lib -lrts30.lib -
odspmode.out 
 
The linker is invoked by the utility program ‘lnk30’. Without the command file 
dspmap.cmd, the linker would use a default allocation algorithm to allocate the program 
into memory. This is not sufficient - control over code placement is essential. Hence the linker 
is redirected to work according to the instructions in dspmap.cmd Such flexibility 
demonstrates one of the advantages of the DSP system. For example, the data arrays for FFT 
processing are allocated to the fastest available memory - on-chip memory, whilst rarely used 
program constants are relegated to lower speed memory. 
 
The linker then combines the assembled program with the object file 
lsiboot.obj, and the libraries siglib.lib and rts30.lib, to create the executable 
module dspmode.out. Lsiboot.obj is a ‘start-up’ file supplied by the vendor, that 
initialises the C30 processor chip. Rts30.lib contains standard run-time support functions, 
compiler utility functions, and maths functions callable from C programs. The additional 
library siglib.lib was purchased from Numerix, an English-based Signal Processing 
Software House. Full details of the need for ‘Siglib’, its suite of functions, and it usage now 
follow. 
 
4.2.3 Siglib - A Digital Signal Processing Library 
 
It should be recalled that to identify modes of instability, the magnitude and phase 
components resulting from Fourier Transform analysis at chosen frequencies, must be 
obtained. 
 
Such capabilities are only found in Signal Processing software packages and not in 
run-time support libraries. An extensive market search led to the discovery of Numerix Ltd., 
an internationally respected supplier of easy to use, configurable and portable DSP software 
and solutions. They produce ‘Siglib’, a C source DSP library for general-purpose floating-
point DSPs. It contains over 200 functions including Windowing, Filtering, Statistical 
analysis and - the principal interest of the Mode Measurement System - Spectrum analysis. 
Further reasons  
for selecting this product in preference to others were the low cost and renowned quality of 
Technical Support. 
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4.2.3.1 Discrete Fourier Analysis using Siglib 
 
Before including Siglib in the project, it was necessary to gain a full understanding of 
the results expected and observed when performing the required Discrete Fourier Transform 
(DFT) analysis. 
 
A sampled test input sequence was chosen as follows 
 
[ ] ( ) ( ) ( )x n n n n= + +cos cos cos3 8 16ϑ ϑ ϑ     where 
ϑ π= = − =2 64 0 1 64/ , ,... ,n N N  
 
This is a real sequence of length 64 comprised of 3 cosine components which, when 
considered in the frequency domain, should clearly demonstrate the fundamental frequency 
harmonics 3,8, and 16. 
 
To perform this transformation to the frequency domain, a DFT is required. Its 
standard formula 4 is given by 
 








  where k=0,1,...N-1., N=FFT Size, W eN
j N
=
− ( / )2π  
 
Inspection of the input signal reveals that its size is a power of 2. This leads to 
dramatic increases in computational efficiency since well established procedures exist to 
reduce the arithmetic demands. Collectively these efficient algorithms are called Fast Fourier 
Transform (FFT) algorithms. 
 
Siglib uses the Decimation in Time FFT algorithm which decomposes the 
computation into successively smaller DFT computations [R12]. It has been proven to provide 
vast savings in the number of multiplications and additions. 
 
Calling the Siglib function rfft(), and extracting the magnitude components with 
rms_power() gave the following frequency components 
 







3 8 16 48 56 61 k 
 
Figure 22 FFT output showing magniude components of fundamental frequencies. Small 
valued sidelobes have been zeroed for clarity 
 
The strong frequency components at harmonics 3,8, and 16 can clearly be seen. Their 
magniude can be verified by matrix decomposition. Further, Fourier Theory states that  
 
Symmetric Real frequency components (about N/2) 
                                                          
4 The nomenclature used is that of Reference [R14], ‘Discrete Time Signal Processing’, by Oppenheim 
and Schafer. A complete description of Fourier Theory can be found herein. 
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DFT[real sequence]  
Anti-symmetric imaginary frequency components 
 
Hence the symmetry displayed in Figure 22 is explained and clearly we really need 
only evaluate X[k]; k=0,1,2..N/2. 
 
This brief test served both to provide a successful demonstration of the Siglib 
capabilities, and also to revise the basics of Fourier Theory. 
 
In addition the execution times when implemented multiple times on a variety of 
signal sizes demonstrated that the speed was very impressive. This is important when we 
consider that many FFTs are required to build a spectrogram. 
 
Installation (instructions in [R12]) and testing then took place. Finally, the facility to 
perform a 128-point FFT on the normalised data of two chosen bunches was successfully 
integrated into the project. The results from this alone should give some preliminary insight 
into the presence of modes. Unfortunately, the project fell victim to time before a full 
spectrogram analysis could be performed. However, the present implementation of the Siglib 




4.2.4 The DSP source code 
 
This section aims to provide a detailed description of the DSP Real-Time task source 
code dspmode.c. Knowledge of the methods adopted by the author, coding standards 
followed, and peculiarities encountered should aid future development and software 
maintenance. 
 
The most salient features of the code implementation follow. Reference can be made 




4.2.4.1 The header file globals.h 
 
It is good coding practice to relegate peripheral information such as program 
constants and data structures, to a header file. This is a file which is included in the source 
code but serves to separate code and data. Globals.h is named as such because its 
contents can be accessed from all parts of the program code. 
 
The list of constants defined includes, for example 
 
#define MAX_TDC_DATA 150000 /* Max aqn size */ 
#define BUNCH_MASK 0x7C000000 /* isolate bunch num. */ 
 
It was decided that 150000 samples in an acquisition burst was sufficient to perform 
mode analysis. In addition the size is limited by the DSP memory constraints. With 192 
Kwords (1 word = 32 bits) available in Bank A this leaves a total of 46608 words for the code 
itself and other processing constants and variables. 
The constant BUNCH_MASK isolates bits 26-30 where the TDC Interface places the 
current bunch number. 
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A list of error code constants are also defined to inform the user of the status of the 
last acquisition. This also assists the application program to take appropriate action depending 
on the error class. For example, if beam is not present in the machine, no HIT signals will be 
received, and hence no TDC data is acquired. On detection of such cases, an error word 
encoded as an agreed bit pattern, is signalled upwards to the application program which 
informs the user and zeros all data display. 
 
Thereafter a range of absolute memory addresses in the DSP dual-port memory are 
assigned. These act as mailboxes for the DSP - FEC data communication. Up to 64 Kwords 
are available for transferring data bidirectionally which is certainly more than adequate for the 
Mode Measurement System. The six addresses controlling the operation of the TDC Interface 
as detailed in Section 3.5, are also declared. 
 
Finally the program global variables are defined. From a programmer’s perspective, it 
should be noted that a TMS320C30 byte is 32 bits as opposed to the traditional 8 bits. 
Further, all integral types (char, short, int, long, and their unsigned counterparts) are 
equivalent types and are represented as 1 byte values. The FFT variables are defined as type 
SFLOAT, a floating-point data type defined by Siglib for library portability. 
 
 
4.2.4.2 TDC Data Acquisition 
 
The success of the Mode Measurement System depends upon the correct acquisition 
and storage of all TDC data within the time constraints. An example case of typical 
constraints the software must satisfy is derived below :- 
 
Example Case : SFTPRO user, h = 20 
 
Recalling that the measurement frequency is given by 
 
fmeas = frf / (h + 1) 
 
At the highest possible revolution frequency, a value of 9.5 MHz is obtained for frf. 
Thus  
 
9.5E+06 / 21 = 452.4 kHz 
 
The period in this case is then 2.2 μs. Assuming bunches are equally spaced in the PS 
ring, the time values we expect to measure will therefore be approximately :- 
 
2.2 μs / 20 = 110 ns 
 
Allowing for some bunch movement (the very instabilities we are looking for!) it can 
be concluded that the software must acquire a measurement and reset the TDC module for the 
next shot within approximately 2 μs. 
 
In fact, detailed calculations including, for example, the time the TDC takes to signal 
a values is available for readout (READY+), proved that the critical time was nearer 1.8 μs. 
 
It is clear therefore that the acquisition loop should consist of as few instructions as 
possible. 
 
AcqTDCData() is the procedure which performs this acquisition. The software logic 
is shown in Figure 23. 



































Figure 23 Software operations in AcqTDCData() 
 
The work of the DSP task is triggered only when the gate window opens. The start, 
stop, and duration of the gate are determined by Preset Counters in the Central Building. 
Upon reception of the start signal, the TDC Interface turns on the most significant bit of the 
data word comprising gate, bunch number and time interval information (0xF00007). Polling 
the MSB in software, the change from closed to open is seen and work begins. 
 
In waiting for the gate signal it is possible that the user may have requested that the 
current acquisition be ‘frozen’ for processing and further acquisition be disabled. In this case 
AcqTDCData() immediately returns. 
 
The next step of delaying the measurements was added after extensive system testing. 
It was occasionally observed when using a start trigger just before injection that the input  
signals to the first 2 or 3 measurements were so irregular that it provoked a failure of the 
complete acquisition burst. In truth, this phenomena was largely unexplained and action is 
suggested in Chapter 6, Further Work. The temporary step of delaying the acquisition 
eliminates these initial damaging effects. 
 
The main acquisition loop firstly requires polling the READY+ signal to detect if a 
measurement has successfully been done. After two No-Operation instructions to allow the 
Is Gate open? 
End 
Clear TDC registers 
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tagging of the current bunch number the data word can be read from the TDC Interface 
module. 
 
A registers reset is then performed by negative pulsing the external pin Xf0, 
configured for TDC module clearing. A negative pulse is necessary since the concerned 
signal, PCLR-, is active low. 
 
An interesting problem arose when beam was unexpectedly lost during an acquisition. 
Beam loss stopped the occurrence of HIT signals and blocked the DSP program! Investigation 
revealed that the software was forever polling the READY+ signal from the TDC - a signal 
that does not come unless both REF and HIT are present. Corrective action was then taken to 
ensure that polling is always stopped when the gate window closes. 
 
A count of the number of measurements in the burst is kept. If the gate window is 
large the maximum buffer size will be filled. If the gate is short or beam is lost in mid-
acquisition the buffer is curtailed. 
 
 
4.2.4.3 Data Processing and Treatment Procedures 
 
The format and selection of procedures to perform in the DSP is determined by the 
user level requirements. On the application Main Menu there are currently five options from 
which the user can start a ‘session’ - these top level selections were given the term 
‘processing’ options. Therein, a range of DSP treatment procedures can be executed 
throughout the current session e.g. Raw, Min/Max, Sliding Mean, Normalisation, FFT. Such 
diversity of actions multiplies the system flexibility and aids RF specialists in fully 
diagnosing the contents of acquisition data. 
 
The processing sessions available are :- 
 
1.  A simple test count indicating the distribution of bunch counts picked up by the TDC 
Interface Module. Ideally, an equal amount of samples should be present on each bunch 
number however in practice this will rarely be the case. The DSP procedure 
BunchCounts() isolates bits 26-30 of each TDC measurement to build up a bunch 
occurrence histogram, useful for checking system correctness. 
 
2.  General view of the complete sequential data set. This option simply makes available the 
current acquisition block consisting of successive bunch [0,1,2…(H-1)] time interval 
measurements. 
 
3.  Another test option checking to see if the tagged bunch numbers are indeed sequential 
and indexed on modulo H. 
 
4.  A session is available to follow the specific behaviour of one bunch with respect to 
another. Before performing any treatment, the DSP filters and buffers the data set of the 
two chosen  
 
bunches to provide successive samples. The range available to the user for treatment is 
thus reduced by a factor of H. Sessions on this option were used to effect in determining 
how well each of the PS Booster rings were phased. For example, the user can select 
bunch 1 which equates to the first bunch in Ring 1, and bunch 6, the first bunch in Ring 
2, and then clearly plot the differences. 
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5.  The final processing option is similar to 2., with the addition of the supporting bunch 
numbers tagged to each time measurement. 
 
Lack of time prevented the development of DSP code to implement the final proposed 
option, that of the Spectrogram. Details on how to proceed with this task are detailed in 
Chapter 6, Further Work. 
 
Most of the data treatment procedures are available on each session. However there is 
little merit in performing, for example, an FFT whilst in Options 1 or 3. Table 2 shows the 
possibilities currently attached to each session. 
 
Processing Session Raw M/M S Mean Norm FFT 
Bunch Occurrence Histogram Y N N N N 
General view of all TDC data Y Y Y Y N 
Sequential bunch number check Y N N N N 
Follow two chosen bunches Y Y Y Y Y 
General TDC view + bunch nums Y Y Y Y N 
 
Table 2. DSP treatment procedures available on each session 
 
The work of each procedure is subject to the current ‘SSS Settings’ (see Section 
4.4.4.1) chosen by the user and transmitted to the DSP. Denoting Start, Stop, and Step, they 
define the particular subset of measurements on which to zoom in. 
 
A brief description of each treatment is now given 
 
• Raw - the simplest treatment task of all. Time values measured in the TDC are delivered to 
the FEC with no additional processing.  
 
• Min/Max - the key to this treatment is the user’s choice of the Step parameter. Over the 
range defined by Start and Stop, the DSP searches for the maximum and minimum values at 
each Step period. Naturally, the greater the Step, the greater the diversity will be between 
maxima and minima. 
 
• Sliding Mean - This treatment was requested in order to negate the ramp effects, which 
occur throughout the acquisition block, as a results of unequal input frequencies. An example 
is illustrated in Figure 24 using two Function Generators to create test signals. With one 
generator set to 7.0 MHz and the other to 7.002 MHz, a ramp with a period of approximately 
0.5 ms is obtained.  
 




Figure 24 Application output display (Session Option 2) of ramp effect 
 
Such phenomena is a distraction to the identification of instabilities. The ramp effect 
is eliminated by performing a sliding mean analysis (chosen size 128 samples) and then 
normalising each point with  
 
raw sample value - current sliding mean value 
 
The DSP algorithm for the sliding mean involves summing each sample with the next 
relevant 127 and then dividing the answer by 128. Since time values are a maximum of 16 
bits there are no overflow risks. 
 
• Normalisation - See Sliding Mean analysis 
 
• Fast Fourier Transform (FFT) on Normalised Raw Data - FFT treatment on Processing 
Option 4 was implemented to give an insight into bunch motion in the frequency domain and 
also to demonstrate coding requirements for future development. The nature of an FFT [R13] 
demands that the input buffer size be a power of 2, a factor which is checked at the user level. 
Coding at the DSP Level then simply required calling the Siglib routine rfft() [R12] to 
perform an FFT using real, (as opposed to complex) normalised input data. The function  
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rms_power() was also used to extract the magnitude components at the input frequencies. 
The corresponding phase information can be obtained via get_phase(). 
 
Additionally, the treatment algorithms for processing session five contain a subtle 
difference from those of sessions two and four. This is because it’s objective is not just simply 
to tag bunch numbers but also to treat any given sample with respect only to other samples in 
the same bunch. The required change in algorithm is demonstrated by example in Figure 25. 
 
Example - H6 Min/Max treatment Start = 0, Stop = 100, Step = 2 
 
 • • • •                      
bn 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 -- 
val 5 1 6 5 7 3 9 5 2 9 4 6 7 6 9 2 1 8 6 8 5 4 6 9 -- 
 
 
min 1 5 --   max 5 6 -- 
 
Sessions 2 or 4 - simple sequential comparison 
 
 
 •  •    •  •                 
bn 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 -- 
val 5 1 6 5 7 3 9 5 2 9 4 6 7 6 9 2 1 8 6 8 5 4 6 9 -- 
 
 
min 5 2 --   max 9 6 -- 
 
Session 5 - At each step division, inspect bunch num then treat according to like bunch num 
 
Figure 25 Differences in treatment algorithms 
 
The additional task of searching for common samples makes the treatment more 
computationally intensive. 
 
This algorithm applies to the Min/Max, Sliding Mean, and Normalisation treatments. 
Raw values are left unchanged and are thus equivalent to their Session 2 counterparts. 
 
 
4.2.4.4 DSP synchronisation with the FEC 
 
The mailbox concept of storing data in the DSP’s Dual-Port memory makes a 
potentially difficult task quite straightforward. The two main synchronisation concerns 
between the DSP and FEC are as follows 
 
• The DSP must block, waiting on the FEC to finish retrieval of the current set of data 
 
• After the DSP has processed the next acquisition set, it must signal the FEC to retrieve it. 
 
Both requirements are fulfilled using only 1 mailbox flag named PCGOFLAG 






 DSP FEC 

















Figure 26 Solving the two synchronisation concerns with 1 PCGOFLAG mailbox 
 
4.2.4.5 Single Shot, Unfreeze/Freeze, and SSS Settings 
 
Finally mention should be made of the various triggers with which the DSP 
procedures can be effected. Their selection is again made at the user level and transmitted to 
the DSP via the FEC. 
 
Single shot mode requires a one-time only acquisition. The flag INP8TFSTOP at 
address 0x30009 checks if the user has made such a request. If so, the DSP awaits the next 
gate window, acquires the next data set, and then disables further updates. 
 
Unfreeze, as the name suggests, simply performs continuous DSP acquisition and 
processing until instructed to stop with a Freeze command. It is most useful when looking for 
an infrequent event such as the dipolar mode instability - updates continue to be done until 
suddenly an unstable mode is observed, whereupon the current data set is frozen. 
 
The Start, Stop and Step settings are independent of the TDC acquisition phase. A 
change in any of these parameters triggers the DSP to modify the range of data over which to 
continue its currently chosen treatment. 
 
 
4.2.5 Testing with the Debug Monitor 
 
Having completed the design and development stages, DSP code can be debugged 
and tested using the High-Level C Source Debugger [R11] named “db30”. This allows to 
display machine status information, inspect and modify C variables, display C source code, 
and monitor program execution as it runs. It is also easy to use. 
 
As with all other TI tools, it is supported only under the DOS environment. To invoke 
db30 simply type  
db30 
at the DOS prompt on the FEC PC. 
The debugger was used to effect in refining the Mode Measurement System DSP 
source code. Once confident that the software was in a good state the executable object 



















Set PCGOFLAG = 1 Get32Bit()
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4.3 Development of the Equipment Module ‘DSP’ 
 
An Equipment Module (EM) is a piece of C software implemented in a FEC PC host 
that is physically connected to the hardware. Its purpose is both to access the hardware and 
also to listen for network requests at which time it makes the required information available to 
the application user. By developing a suite of named properties, the appropriate code can be 
executed depending on the user’s chosen demands. 
 
Therefore an EM had to designed for the Mode Measurements System. Development 
took place under the guidelines proposed in Reference 4, and further hints were obtained from 
more recent EMs running in the Isolde Control System. 
 
One important rule is that the EM source code file should have the same name as the 
EM itself. Implementation details of the program dsp.c defining the operation of EM 
‘DSP’, are now given. 
 
 
4.3.1 Compilation and Linking 
 
The procedures for building a working Equipment Module are fully described in 
[R8], however brief details will be reiterated here in the context of EM ‘DSP’. 
 
A total of 22 C files, Nodal files, libraries, and executable modules are involved in 
producing an executable module from dsp.c. Nineteen of those are standard Isolde Controls 
files which collectively control compiling, linking, error signalling, communication error 
tracing, etc. The remaining three are the EM itself - dsp.c, a supporting library containing 
the PC-DSP communication functions - 30librar.c, and a large memory model object file 
enabling DSP program downloading - lmcload.obj. All files are listed, each with a brief 
description, in Appendix 1. 
 
The DOS batch file startfec.bat is used to build and run the executable object module 




from directory path G:\Home\R\Rfll\Fecnod. However, this should only be necessary 
if further EM development is required since an automatic start-up mechanism has now been 
implemented on PC reboot, as later detailed in Section 4,3,4. 
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4.3.2 The EM Source Code, dsp.c 
 
4.3.2.1 Controlling DSP Execution 
 
It is clearly undesirable to start the DSP program each time from the debugger 
environment. Better is to download TMS320C30 object code onto the board and to start and 
stop execution from the PC host. 
 
Included in the PC-DSP communications library supplied by the board vendors, is a 
function named coffLoad(). It takes a COFF format executable object file and downloads 
it to board memory. 
 
Supplying the filename dspmode.out as a parameter and then calling another library 
function Reset(), caused the TMS320C30 chip to begin execution. 
 
This process, as well as some mailbox initialisations, is encapsulated in the procedure 
InitBoard() (not a PC library function). Property “INIT” calls this procedure, thus 
allowing the application user to fully control DSP execution. 
 
 
4.3.2.2 The Properties 
 
To equip the EM for network request listening, a subroutine must be written 
according to the following syntax as defined by PS Controls. 
 
NodalError D_dsp(real far *Value, int RWFlag, 









Value is the long address of the double precision floating point values(s) that are 
received or returned according to the Read/Write flag.  
 
RWFlag defines Read (positive sign) or Write (negative sign) equipment access. 
 
EqNo is the equipment number in case the EM handles > 1 piece of hardware. 
 
Property is the user’s chosen demand. 
 
When the user calls the EM, the listening FEC now receives the request and 
determines which property code must be activated. For example, if “INIT” is requested, the 
corresponding code performs the procedure InitBoard(). The Read/Write flag is also 
important since some properties of dsp.c only read DSP values (e.g. “OUTVECA”) whilst 
others write the user requests directly to the board (e.g. “STEPSZ”). An extract of D_dsp() 
is shown in Figure 27 to demonstrate to programmers some typical properties syntax. 
 




Figure 27 Typical coding syntax requirements for EM dsp.c 
 




4.3.2.3 Write access Property justification 
 
The decision to allow write access to the DSP throughout system execution (i.e. apart 
from initialisation) was made only after much deliberation. One problem it creates is that 
more than one user trying to use the Mode Measurements System will cause ambiguities. 
Protection is therefore required to prevent simultaneous execution. However it is in fact a 
much more practical solution than the read only alternative. Noting that the user can digest 
only a limited number of sample points at any given time, it seems pointless to process and 
send entire data buffers to the FEC. This overhead is unavoidable if the FEC properties do not 
write to the hardware. For example, if the user chooses processing option 2, a general view of 
the complete TDC acquisition data set, an enormous amount of data may need to be 
transferred to the FEC after each burst. An example is given below of the data overheads 
involved with worst case SSS Settings and assuming the user wishes to perform all possible 
treatments during a session. 
 
Hypothetical Read Only FEC Method 
 
Example : Chosen SSS Settings :- Start = 0, Stop = 150000, Step = 1000 
 
=> user desires only 150 samples 
 
But with treatments Raw, Min/Max, Sliding Mean, and Normalisation 
 
=> 4 * 150000 words would actually need to be transferred from DSP->FEC 
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The required 150 sample points would then be extracted  based on the SSS Settings 
 
Given that only one treatment method can be performed at any given time, the Read 
Only FEC method would require approximately 600 Kwords of data to be transferred from 
the DSP to the FEC, in order to receive the desired 150 sample points! 
 
The treatment could be performed in the FEC, thus reducing data overheads by a 
factor of 4 but this would defeat the purpose of having a very fast DSP. 
 
In contrast the chosen Write access property method delivers the current SSS settings 
and treatment type directly to the DSP which then calculates and makes available only the 
requested sample points. Thus in the given example, a mere 150 points are involved in the 
transfer. 
 
This solution also avoids problems of DSP memory limitations. 
 
 
4.3.2.4 DSP Polling and Results Retrieval  
 
As soon as the results are available at the hardware level, it is desirable to retrieve 
them. This facility is also required in the Isolde Control System, hence a polling subroutine is 
available, looping with a frequency of approximately 1 kHz. The only syntactical requirement 
is that the subroutine name must be defined as the loop function in the file fecdef.inc 
under sub-directory /fecnod.  
 
DSPCheck() thus polls the status of the DSP. If the results are not ready, the 
function returns immediately, otherwise the flag PCGOFLAG becomes set and data is 
available for retrieval. 
 
An error status word is firstly read from mailbox OUTERRFLAG, followed by the size 
of the available buffer which depends upon the chosen processing option. Four array buffers 
outveca, outvecb, outvecc, and outvecd are then read in from the DSP. All four 
buffers are filled when Option 4, process two bunches intensively, is chosen and Min/Max 
treatment is selected. A time-stamp is also stored, the purpose of which will become evident 
in the Application description. 
 
Finally the function resets PCGOFLAG thus re-enabling the DSP. 
 
 
4.3.3 Automatic Start-up 
 
In common with the DSP program, the FEC should be running all the time. By 
following the instructions in Section 4,3,1 this can be achieved. However a power-cut in July 
1996 demonstrated that this is not always possible. 
 
Since the PC is dedicated to the Mode Measurements System, it was decided that an 
automatic start-up of the EM dsp.c should be implemented. This is the standard PS Controls 
method for putting systems back on-line after such events. 
 
Thus no user intervention at FEC or DSP level should ever be necessary when the 
system is in operational mode. When power is restored, the FEC should simply restart  
automatically under the RFLL user account. This was achieved by minor modifications to the 
PC autoexec.bat file and suppression of Network utilities such as NICE News. 
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If the PC is also required for other purposes, simply type ‘q’ to return to DOS. 
 
 
4.3.4 Testing with Easy Eqp Access 
 
The Easy Equipment Access Utility provides quick and simple access to the EM 
properties from the PC Office Network. It is available in the ‘PS Controls’ program group 








Figure 28 DSP and FEC Level testing with Easy Eqp Access 
 
This facility was used frequently to check that property execution had the desired 
effect. It should be noted however, that without the proposed FEC protection, simultaneous 
access to the Write properties from more than 1 user, may cause ambiguities. 
 
 
4.4 User Application Display Program 
 
The goals of the Visual Basic (VB) user application are simply to provide an easy-to-
use Graphical User Interface (GUI), giving enough scope to fully exploit the flexibility of the 
DSP and FEC programs. The vast array of VB features, combined with recent upgrades in  
accessing the Controls of the PS machines from the Windows 95 Platform [R7], facilitates 
completion of these goals. 
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Details follow on the program design approach and user options developed to meet 
the system specifications. Sections 4.4.2 and 4.4.3 can be used as a User Guide to the GUI 
since explanation is given of all actions in response to user-generated events. 
 
For reference, it may be useful to execute the program as well as inspecting the code 
details. The system can be run from any Office Network Windows 95 PC by executing 
G:\Home\R\Rfll\Dspvb\Dspgui.exe. It is unlikely that an Icon will be installed in 
the PS Controls program group since the project was designed purely for RF specialists. To 
this end, the PC in the Central Building was equipped with a Shortcut icon under the RFLL 






Double clicking starts the Visual Basic executable module DSPGUI.EXE. The 
program can also be run from PS Workstations by selecting “PC Applications” from the CPS 
OP menu. This starts Windows NT where, as previously stated, all applications software is 
binary compatible with Windows 95 platform. Subtle differences such as execution speed and 
printing facilities (to be explained in Section 4.4.3.5) may be observed, however the program 
functionality is completely kept. 
 
Visual Basic 4.0 itself can be opened for development from the Office Network under 
program group 8- Development, 1 - Visual Basic, 1 - Visual Basic 4.0 (32 bit). The DSP 
project name is DSPGUI.VBP stored under directory G:\Home\R\Rfll\Dspvb. 
 
 
4.4.1 Program Design Approach 
 
An application which is written in Visual Basic is event driven not data driven. That 
is to say, the flow of program control is dictated by events such as buttons being pressed and 
mouse clicks rather than prompts for information from the user. This is a result of having a 
GUI (which are inherently event driven). A consequence of this is that it is more natural to 
design the user interface first then design the algorithms and code which run ‘behind the 
scenes’. The program’s interface as it appears in a Visual Basic form (window) design is 
shown in Figure 29. 
 
Each control e.g. a mouse click or button has a user specified name (e.g. the Do Work 
button’s is DoWork). Control properties, set in the Properties window, define attributes 
such as size, caption, colour, etc. Each class of control can respond to many different types of 
event e.g. Click, Keypress, etc. The code to be run when the DoWork button is clicked is 
shown in the bottom window. By defining the actions which result when these events occur 
the program functionality can be defined. 
 
 




Figure 29 Visual Basic design layout 
 
 
4.4.2 PS Controls Access to the FEC properties 
 
This section describes the implementation details of accessing the FEC properties 
from Visual Basic using PS Controls standard library facilities. If further development in this 
domain is required it is suggested that novice users firstly read Reference [R7], which fully 
documents this topic. 
 
The standard DLL, RPCAPI32.DLL, makes equipment access from the Office 
Network fast, simple, and transparent to the user. The Visual Basic program for the Mode 
Measurement System includes this file in its project file list. 
 
Initialisation of the first property in EM ‘DSP’ to be called, triggers loading of the 
library. It then performs the following start-up actions  
 
• Reads a file named RPCAPI32.INI to retrieve the path of the ‘ErrorServer’ and 
the database files. 
 
• Launches the ‘ErrorServer’ if not already running. This message box appears upon 
a communication failure indicating the time of fault, property connected, and the nature of the 
problem. It is a standard PS Controls tool for PC user applications. 
 
• Reads the EQPNAMES.CSV FEC equipment database. 
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• Initialises the TCP/IP listener, used as a trigger for hot-link data updates sent by the 
Equipment Computer(s). 
 
The DLL is now ready to receive requests from the calling application and to transmit 
them to the Equipment Computer. It should be noted that this initialisation carries an 
overhead of approximately 1-3 seconds depending upon the speed of the user’s PC. However, 
this delay occurs once only and hence does not affect program execution. 
 
In addition RPCAPI32.DLL exports a set of Application Programming Interface 
functions (APIs) to provide both simple R/W properties and automatic equipment update 
links. The implications of this framework for the user are that he need only select the APIs to 
use, and provide the correct parameters. 
 
Five such functions are used in DSPGUI.VBP. SyncRPC() carries out a simple read 




cc% = SyncRPC(“PR.DSP”, “OUTVECA”, “”, numpts, ValBuf(0),  




CreateRPCHotlink() is the second API used; its functionality is more involved than 
the simple request. This function establishes a ‘hotlink’ between an application and the FEC 
which automatically updates the concerned user variable when new FEC data is available. In 
DSPGUI.VBP, properties “TIME”, “STAQ”, and “SIZE” are hotlinked with a polling refresh 
period of the minimum one second. It was essential to have a hotlink for the time of FEC data 
retrieval since this guarantees correct and fast synchronisation between FEC and GUI.  
 
New processed FEC data will thus be signalled a maximum of one second later. Calls 
to SyncRPC() can then pick up the new “OUTVECA” to “OUTVECD” array buffers. 
“STAQ” and “SIZE” were also hotlinked to ensure that the user is always immediately aware 
of any acquisition errors, and to define the current data limits to avoid ambiguous SSS 
Settings. 
 
Having more than one hotlink necessitates a call to GetRPCHotlinkIDs() to find out 
for which hotlink new data is available. The Ids retrieved by this function can then be passed 
to GetRPCHotlinkData(), which transfers the correct property data into a local buffer. 
 
Finally, if one of the previous calls returned an error code then GetRPCLastError() 
receives a message describing the last error. 
 
It should be noted that since project installation a new RpcOle32 object has been 
developed in the PS Controls Group which encapsulates all of the above functions without 




Data type  Bytes size of array  
Property  Num vals to 
transfer  No Pls Line  Element name  Base addr of data 
array  
Default comms 
data transfer type 
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4.4.3 Main Menu 
 
The main menu is the form which appears when the Visual Basic program is started. 
The window comprises two frames holding a total of 4 option (radio) button controls, and two 
command buttons (see Figure 30). 
 
 
Figure 30 Main Menu display offering user choices 
 
The upper option control allows the user to select the harmonic number on which the 
current analysis session will take place. The properties of this control ensure that only one 
value can be selected and that all values are valid i.e. It is preferable over prompting the user 
to type in a value since the response in such a method is unpredictable. 
 
If processing option 4 is then chosen, the action is dependent on the current harmonic 
number. This is due to the fact that the user can select the two bunches he wishes to process 
intensively. Naturally if, for example, h20 is required only bunch numbers 1 to 20 should be 
available. Therefore, the selection of option 4 immediately activates code to disable all bunch 
numbers > H. 
A New PS Mode Analysis System for Monitoring Proton Beam Instabilities 
 50
With the value of h and the processing session chosen, command button ‘Do Work’ 
should be double-clicked. This hides the main menu, performs some initialisations, and loads 
the data form enabling processed acquisition data to be viewed. 
 
 
4.4.4 Acquisition Display 
 
The window containing the graphical and tabular data display is called DataForm. 
To avoid complex window management and ensure cohesion, all other related controls were 
also arranged in the form layout. For example, Figure 31 shows that in addition to the Data 
and Graph Displays, Parameter Selection, Graphs On/Off etc., are all on screen. The user 
should not be alarmed when starting the first session, if the initialised window takes some 
time to appear (e.g. 1-2 seconds on the present Central Building 486 μP PC). Since the form is 
loaded into memory thereafter, subsequent sessions are not subject to this delay. 
 
The wide scope of user possibilities the powerful user interface offers will now be 
explored. At each stage the GUI design and programming complements the description. The 




4.4.4.1 Parameter Selection 
 
Located in the top left hand corner of the window, the Parameter Selection serves first 
and foremost to trigger the complete system. Thus simply clicking on command buttons 
Single Shot, Unfreeze, or SSS Data, enables all TDC acquisition, DSP 
processing, FEC data collection, and finally graphical display. It also displays the hotlinked 
time, acquisition size, and error status, and defines the range over which to view 
measurements. 
 
   
 
 
The majority of the Visual Basic code is activated in response to these command 















Figure 32 Common operations activated on trigger command buttons 
 
Check range and treatment 
settings. Send them to FEC
Await signal for new  
processed results 
Acquire all buffers
Display data on table  
and graph 




Figure 31 Typical DataForm results. Session 4 and Min/Max treatment chosen 
A New PS Mode Analysis System for Monitoring Proton Beam Instabilities 
 52
 
The sample points range in which to the user is most interested is defined by the 
Start, Stop and Step value entry buttons. Restrictions are imposed on their values to 
limit the number of points and ensure the range does not exceed the current size. The 
maximum number of samples is simply limited by the lowest VDU screen resolutions used on 
Office Network PCs. Trial and error showed that no more than 400 samples could be 
displayed horizontally within the graph frame dimensions on a 1024 x 768 pixels screen. It 
should be noted however, that this does not prevent multiple plots being overlaid, as seen in 
Figure 31 where two bunches maxima and minima are displayed. 
 
If spurious settings are entered, the program resets the SSS Data to the default values 
of Start = 0, Stop = 400, Step = 1. 
 
Synchronisation with the FEC is performed in the second step inside procedure 
AwaitNewTime(). This simply polls the hotlinked time, checking for a new time event 
indicating that the DSP has prepared the measurements and the FEC has received them. 
 
Having received the go-ahead signal, the processed results can then be collected with 
calls to SyncRPC(). Four successive buffers are acquired, each with a number of points 
defined by the SSS Data settings. At present all buffers are required only if the user selects 
Session 4, process two bunches intensively, with Min/Max treatment. This limit is not rigid 
and can be extended if necessary. 
 
The information is then displayed both on a Grid control, DataList, and a Graph 
Control, Graph, full details of which follow. 
 
Thus, the command trigger buttons all have those common elements. Their 
specification differs however in that Single Shot simply performs a one-time only 
measurement request, Unfreeze allows continuous acquisition, and SSS Data selects a 
different sample range on the current acquisition. 
 
A typical usage of the triggers might involve the user first selecting Unfreeze with 
e.g. Start = 0, Stop = 10000, Step = 25. After several updates he identifies a possible 
instability around sample # 2000, and thus selects command button ‘Freeze’ to hold the 
contents of that complete acquisition burst. The region of interest can then be zoomed by 
clicking SSS Data with e.g. Start = 1900, Stop = 2100, Step = 1. Having analysed the problem 
on the stored measurements set, the user then wishes to check for instability growth. He might 
therefore perform several Single Shot updates, analysing the results of each carefully. 
 
Finally, mention should be made of the three hotlinks which are all activated on the 
first session entry and continually update until the program is shut down. Even if no buttons 
are pressed the time and acquisition size label controls are refreshed the moment the FEC 
receives new processed data. This is also the case for the error status, however it was decided 





This simply informs the user that the system must be activated using one of the three 
trigger command buttons. 
 
The coding for the time display is not ideal. This is due to the fact that Visual Basic 
has no standard routine to convert the encoded C language time tagged in the FEC, into a 
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readable string format. The present handcoded effort achieves this but is unable to cope with 
annual winter/summer time changes, and thus without maintenance will become out-of-sync. 
Chapter 6 proposes some further work in this direction. 
 
 
4.4.3.2 Tabular Display 
 
Although the original specification proposed only a graphical display, it became clear 
that a table of the plotted points was also necessary to follow sample values. 
 
To this end, a standard Grid control consisting of rows, columns and entry cells, was 
placed within the DataForm window. The VB coding required to fill the table with results 
data was simple, involving manipulation of the Row and Col properties to specify the current 
cell in the grid. The FixedRows property enabled the addition of the two header rows (see 
Figure 31) specifying the session and treatment types on which the measurements were 
obtained. 
 
The leftmost column specifies the user’s chosen samples as defined by SSS Data e.g. 
if Start = 200, Stop = 700, Step = 5 then 100 samples will be displayed from 200, 205, 
210,….690, 695. On each sample row the associated results data (picosecond time values, 
bunch number, FFT o/p magnitude etc.) fills the remaining columns. A vertical scroll bar 
allows to scan the full list. 
 
In order to correlate a particular sample with the equivalent graphical display, a useful 
mouse click facility has also been implemented. To quickly identify a row on the graph 
simply click the table at the desired sample. This highlights the row and displays an X-Y line 
marker at the associated point on the graph. The reverse direction is also available; a graph 
click causes the table display to scroll immediately to the concerned sample. 
 
 
4.4.3.3 Graph Display 
 
Much effort was dedicated to the graphical display since this facility is crucial to RF 
specialists for clear identification of instability patterns. Without an aesthetically pleasing, 
unambiguous visual display users may be put off and all work at the DSP and FEC levels 
would be wasted. 
 
Design and development of the graph initially took place using the standard VB graph 
control V1.0. This version was produced in 1991 and unfortunately does not provide enough 
facilities to meet some of the system specifications. For example, there is no possibility to add 
a graph marker, nor are there any 3-D spectrogram graph types. Other inconveniences were 
also notes such as the Y axis labelling using too much graph space. 
 
An extensive market search led to the discovery of Bits Per Second, an internationally 
respected supplier of Windows graphing tool kits. They produce a vastly upgraded version of 
the graph control, namely the Graphics Sever (GS) 4.5 [R14]. The suite of graph types (24 off 
e.g. line graph, 3-D surface graph) and properties enable all requirements to be met, and also 
gives scope for further specification enhancements. This software was purchased and tested in 
September 1996, and then installed on both the NICE Network, and the Windows NT Server. 
 
If further VB development is required and the icon already displayed, the control can 
be included in a project by selecting Custom Controls from the Tools menu and then choosing 
‘Pinnacle BPS Extended Graph’. This creates the following icon which can be clicked to 
place a graph control inside a form window 





At present the only GraphType used is the line graph. Chapter 6, Further Work 
proposes that a 3-D surface graph be added to allow spectrogram display. Drawing of the 
graph display takes place in procedure GraphPicSigDisplay() after the table has been 
filled. Any one of the chosen maximum four plots can be addresses using the ThisSet 
property. Each sample point within is set to its table equivalent by indexing the GraphData 
property with the ThisPoint property. Assigning DrawMode = 2 then draws all points. 
 
On each refresh, the data is reset and the axes upper and lower limits are recalculated 
from the new buffers read in to ensure no points are clipped. 
 
Finally, Y-axis labels can now be displayed vertically in GS 4.5 solving the problem 
of graph space consumption. 
 
The resulting graph display for the Mode Measurement System can be seen in Figure 
31. On screen, plots can be differentiated by their colour. Check boxes were added in the 
Frame entitled Graphs On/Off to isolate plots. Clicking SSS Data with a plot’s box deselected 
removes it from the graph. The graph title shows the chosen Session and treatment. 
 
Users have since noted that the graphical display more than meets the specification. 
 
 
4.4.3.4 Graph Printing 
 
This feature was added upon demand from the RF specialists wishing to obtain hard 
copies of interesting plots for logbooks. 
 
Two command buttons ‘PC Printer Setup’ and ‘PC Print’ allow the user to 
print the current graph display to a specified printer. Clicking the former brings up a standard 
Windows pop-up box to select the printer, paper orientation, scale etc. Thereafter PC Print 
outputs the graph according to the chosen defaults. As requested only the actual Graph 
Display is printed i.e. the supporting Data Display, Parameter Selection frames etc. are 
omitted.  
 
It should be noted that printing is not yet available under Windows NT. This is 
simply because Windows NT has only recently been incorporated into the PS Division, and 
the print environment has not yet been installed. Clicking on either of these buttons brings up 
a message box reiterating this message. If the user still wishes to obtain a hard copy, one can 
be obtained by selecting ‘Print Window BW’ from the main CPSOP Console Manager on PS 
Workstations under the cpsop user. The drawback in this case is that the entire window is 
printed, instead of just the graph itself. 
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4.4.3.5 Data Options 
 
Selection of which data treatment the DSP is to perform is made from an option box. 
In principle any one of Raw, Min/Max, Sl Mean, Norm, or Norm FFT can be chosen. 
However as stated in Section 4.2.4.3 there is little merit and hence no facility to execute, for 
example, an FFT on the Bunch Occurrence Histogram. Precautions were therefore necessary 
to prevent the user selecting a treatment option which is either not applicable or not 
implemented for the current session (see Table 2). 
 
A simple protection feature was programmed to handle such cases. If an unavailable 
option is chosen, the Raw treatment is set by default and its button turned on. This option is 
available on all sessions.  
 
Button clicks themselves do not immediately effect any new data operations. This 
must be done by pressing one of the three primary command buttons, Single Shot, Unfreeze, 
or SSS Data. Such requirements are in line with one of the classical GUI paradigms which 
suggests that the number of unique operations on a single window should be kept to a 
minimum. 
 
4.4.3.6 Status Bar 
 
The Status Bar can be found at the bottom of the DataForm window in Figure 31. 
 
It serves as a guide to the user, giving tips on which buttons to press, the effect of 
each operation and the current status. For example when PC Print is clicked it may take a 
short time to spool the information stream to the printer. To inform the user when this process 





This complements the Error Server which gives details of communication and FEC 
requests status. The status bar, control name Status, provides information specific to the 




Finally to complete the software description, mention should be made of some other 
miscellaneous features incorporated into the User Level Software. 
 
Firstly, it should be noted that the labelling of bunch numbers is offset by one with 
respect to the values used in the DSP as received from the CAMAC Interface module. As 
shown in Figure 30 values are displayed from 1 to h rather than from 0 to H-1. This is simply 
to be consistent with other PS instrumentation, e.g. the Bunch Shape Measurement (BSM) 
tool, which follows this bunch naming convention. 
 
The routine performing this task is called OffsetBns(). It ensures that, for 
example on h8, 0 becomes 1, 1 becomes 2,…7 becomes 8. In addition it was also requested 
that the first measurement i.e. Start = 0, should begin with the first bunch. One advantage of 
this is evident when the Gate On counter is set at C215, just before injection. When the first 
bunch from the first ring comes into the PS ring, it can then be correlated with bunch 1 in the 
Mode Measurement System. Unfortunately this potential is not yet realisable because the 
present hardware can not guarantee a constant bunch number when the gate opens. Chapter 6, 
Further Work proposes some steps in this direction. 
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Another feature is the manipulation of Start, Stop, and Step settings when FFT 
treatment is requested. The chosen size for the FFT is 128 samples. It becomes troublesome 
for the user to specify the correct settings such that the number of samples is always 128. It is 
likely that the user will simply desire to implement the FFT from Start = x, Step = y. He 
should not be concerned with the arithmetic to calculate the Stop value to satisfy the number 
of samples. 
 
CorrectNumptsforFFT() thus calculates or corrects the Stop value for the user 
as follows 
 
Stop = Start + Step * FFT_SIZE 
 
The number of points is therefore always equal to the FFT Size. Error checking is 







Despite incremental testing throughout the design and development stages, full 
confidence in the system could only be gained by exercising it during Machine Development 
(MD) time with a high intensity proton beam. 
 
MD periods were therefore dedicated to full system testing from October to 
December 1996. By performing some preliminary analysis before making the system 
operational, several inadvertent features were discovered. 
 
Previously, tests had been conducted with the aid of two Digital Function Generators. 
These were synchronised and set to 9.5 MHz to simulate both the RF and Beam inputs. The 
first MD with real inputs showed that no consideration of inconsistencies in the beam had 
been taken. The system worked correctly until either the beam intensity became too low or 
was simply lost in the machine. At this point it blocked completely and a FEC reboot was 
necessary. The problem lay with the TDC waiting on HIT pulse which was no longer arriving. 
The READY+ signal was therefore never generated and the DSP blocked in a waiting state. 
 
The solution was to factor the gate into the READY+ polling. If the gate window 
elapses and READY+ has still not been received, the loop is exited. All samples are simply 
zeroed from the point where beam was no longer seen by the system. If the system is unable 
to track some beam pulses within a gate window a zeroed notch will be observed in the 
output. 
 
When all elements of uncertainty were resolved a full test of the functionality was 
performed with the intention of gaining useful beam diagnostics. This MD was performed on 
December 12 1996 from 3pm to 6pm on h20. The graphical results which follow were all 
taken during this period. For presentation purposes each plot has been transformed in size and 
in X and Y axis respectively, to its C Train equivalent and a better scale. The reader may also 










The Mode Measurement System must be a highly sensitive tool in order to pin-point 

















Figure 33 Evidence that bunches are oscillating at fso proves high sensitivity 
 
This plot was taken at C215 just before injection. Given that the small amplitude 
synchrotron frequency 5, fso, is approximately 1.6 kHz on this beam at injection energy, the 
graph should be able to confirm this statement. 
 
Closer inspection reveals that the period of the signal in Figure 33 is approximately 
600 μs. the frequency is thus given by 
 
f = 1/T = 1/600E-06 = 1.67 kHz ≈ fso 
 
With the knowledge that synchrotron oscillations can successfully be observed, it is 
true to say that the system sensitivity is of a high quality. 
 
 
5.2 Analysis of Beam Instabilities 
 
The results of beam instability analysis were the key to completion of the project 
specification. If coherent longitudinal dipolar instabilities could be identified then RF 
specialists would be able to better isolate the source(s) of impedance driving the instability. 
 
The first stage in this process - identification of the birth and nature of an instability - 
was successfully completed during the MD session. 
 
Figure 34 shows stable motion of the beam. The transformation at approximately 
C260 should be ignored. It occurs when the Beam Hit pulse slides gradually towards the RF 
                                                          
5 The small amplitude synchrotron frequency describes the motion of particles which are extremely 
close to the synchronous point whilst still performing synchrotron oscillations. 
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Reference pulse. Recalling that the CAMAC Interface avoids negative time by gating 
HitChan-, it is evident that with the gradual change of beam frequency , at the limit this signal 
will be missed. In this case the two bunch measurement are not sequential since a Hit pulse is 
lost and the next Hit taken. The time intervals measured will then differ by approximately 1 














Figure 34 Stable motion of the beam 
 
From this state, the 3.5 GeV blow-up was cut. Figure 35 demonstrates that as a result 














Figure 35 Birth of an instability 
 
The user then selected a new session following the progress of two chosen bunches, 
and zooming on the region of instability by selection of new Start, Stop and Step settings (see 
Figure 36). 
 
















Figure 36 The effect on two bunches due to a growing instability 
 


















Figure 37 Difference in phase of the two bunches during instability growth 
 
Figures 35 to 37 clearly identify a growing instability. The peak-to-peak magnitude is 
between 180 and 205 ns which, with an RF period of 110 ns, corresponds to nearly 25 % of 
one RF turn. The longitudinal movement of the bunches is therefore quite large. The phase 
difference between two chosen bunches is also quite large. In the ideal case where no 
instabilities are present, all bunches should remain fixed at the synchronous point with a 
single phase, ϕs, the synchronous phase.  
 
Increasing the blow-up and hence the longitudinal emittance the situation was 
restored to that of Figure 34, stable beam.  
 
The diagnostic results obtained by the RF specialists were noted to be of excellent 
use. A distinction between stable and unstable beam was observed and the birth and nature of 
instabilities detected. 
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The final step would be to perform a spectrogram based on multiple FFTs over all the 
bunches in order to identify the mode of coherent longitudinal dipolar instability. Chapter 6, 
Further Work outlines the requirements to complete this task. 
 
 
5.3 A spin-off - Verification of  PS Booster rings phasing 
 
In truth, the possible application of this system to the analysis of phase 
synchronisation between PS booster rings, was a spin-off. That is to say there were no 
previous intentions in this direction until preliminary results gave an insight into further 
possibilities. Any further application of this system to PS Booster phase verification will be 
judged on merit by RF specialists.  
 
On h20 proton beams, injection of the beam from the PS Booster comes into the PS 










Figure 38 PS Booster injection is in ring order 3,4,2,1 
 
For better stability the four rings (i.e. 5 bunches) must be well synchronised. If for 
example, one ring is not correctly adjusted at injection then large coherent oscillations may 
















Figure 39 Improvement of phasing between PS Booster rings reduces size of oscillations 
The peak-to-peak magnitude of the synchrotron oscillations is now vastly improved 




PS (6-10) 4 
(16-20)  1 
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6. FURTHER WORK 
 
 
The success of the preliminary results has given rise to thoughts of extending the 
system’s functionality and applications scope. 
 
With the author’s completion of his Fellowship award and subsequent departure from 
CERN, a new French Student named Lionel Fermaud has been assigned to continue the 
project development. 
This chapter gives the author’s opinion of some of the tasks it may be the most useful 
to attempt. It is by no means an exhaustive list. 
 
 
6.1 Spectrogram display of Instability Analysis 
 
The original project specification indicated a desire to have a spectrogram display of 
processed acquisition data. Under this format, growth of unstable modes can be clearly 
identified. 
 
A spectrogram is a signal processing tool to display the time-dependent Fourier 
Transform of non-stationary signals 6. It is often used for speech analysis where the signal 
properties change with time. 
 
Computation of multiple DFTs or FFTs is the key to this display. Each time segment 
of the signal undergoes an FFT to build up a complete picture of the frequency behaviour 
over a given duration. Detailed information on the Fourier Analysis of non-stationary signals 
can be found in [R13]. 
 
Such a facility would clearly be of benefit in the Mode Measurement System. Using a 
complete acquisition burst, multiple FFTs could be performed over successive blocks of each 
bunch’s samples. The extra dimension of time would then allow the growth of unstable modes 
to be identified. 
 
A platform from which to build a Spectrogram has already been established. Building 
on the present Graph display, a new GraphType can be chosen in the Properties list. The GS 
V4.5 Graph Control provides a 3-D surface graph (GraphType = 20) to represent data 
topologically in three dimensions. This could be applied for example as in Figure 40. 
 
                                                          
6 A non-stationary signal is one for which the signal properties vary with time. The data in the 
acquisition burst qualifies for this description since it is essentially a sum of sinusoidal components 
with time-varying amplitudes, frequencies and/or phases. 




Figure 40 Possible spectrogram display example 
 
The colour scale of the graph is automatically keyed to the height of the points, 
helping the user to differentiate between higher and lower values. This gradual change of 
colour allows identification of growing instabilities since each time slice would have a 
successively higher value. 
 
At the DSP level definition of the algorithm to build the spectrogram is required. 
Thereafter, the tested Siglib FFT routines can be used to build up the frequency behaviour. 
 
 
6.2 Correlating bunch labels with the machine bunches 
 
If further application is intended for this system in verifying PS Booster phasing, then 
work needs to be done to guarantee the connection between the first bunch injected into the 
PS and the first bunch acquired from the TDC module. If we can state that the first bunch 
measured is indeed the first bunch from Ring 3 of the PS Booster then identification of a 
badly phased ring will be simple. For example, if large synchrotron oscillations are found on 
bunches 11 to 15 and on no others, then it is Ring 2 which requires phase tuning. 
 
At present several factors cloud correct correlation. Firstly the CAMAC Interface 
module does not generate a constant initial value for bunch number when the gate is first 
opened. It also has difficulties dealing with the first acquisition due to the nature of the TDC. 
If the Gate-On Preset Counter is set at C215 then RF Train pulses pass on the Reference 
input. The beam input however does not arrive until several hundred microseconds after. 
Since the specification uses only 16 bits for the time interval an overflow will occur on 
sample 0. 
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It was also found that capture of the entire acquisition burst was affected by the first 
few measurements where the beam is not yet settled. A delay of some microseconds was 
added in software to prevent these adverse effects. 
 




6.3 Upgrade of DSP Software Development Tools 
 
The current version of the software development tools for the DSP is not the most 
recent release. The compiler, assembler, and linker in use are all at Version 4.50. The latest 
release for the TMS320C30 is V4.70 from Texas Instruments. 
 
Upgrading to the new tools may cure certain problems experienced. For example the 
conditional branch If-Else C statement produced incorrect code and additionally, no success 
was achieved with the C code optimiser facility. 
 
Before continuing with further development at the DSP Level it is strongly advised to 
purchase the upgrade option. This is much preferred to continuing with the present tools and 







The Mode Measurement System was a one-year project marking the culmination of 
the author’s two-and-a-half year Fellowship award in the PS Division RF Group. The project 
has been beneficial to both parties. The preliminary results have proven useful to RF 
specialists whilst the opportunity to develop a complete system encompassing hardware, 
software, and signal processing analysis greatly benefited the author. 
 
Observation of synchrotron oscillations demonstrated the high sensitivity of the tool. 
To this end, the birth and nature of growing instabilities were successfully detected during a 
proton beam MD session in December 1996. An unforeseen bonus was also discovered when 
the acquisition gate window was triggered just before injection: verification of the phase 
synchronisation between PS Booster rings. 
 
Continued use of the Mode Measurement System is expected to take place on proton 
beams with a view to the LHC start-up in 2005. The stability of high-brightness, high-
intensity beams is currently a major issue and this new development represents a first step in 
this investigation. 
 
Suggestions for further work have been given to assist the new student who is 
continuing the project. A platform on which to build a spectrogram display is in place. This 
would complete the original project specification enabling unstable modes to be identified and 
fully analysed. 
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APPENDIX 1 SOFTWARE INVENTORY 
 
For the purposes of brevity only the filename, path, and description of all software in 





Directory Path Description 
    
dspmode.c DSP c:\dspproj\dspfinal main source code C file 
globals.h DSP c:\dspproj\dspfinal associated header file of constants 
clnoopt.bat DSP c:\dspproj\dspfinal compilation batch file - no optimisation 
lnkonly.bat DSP c:\dspproj\dspfinal link batch file - Siglib library etc. 
dspmemmp.cm
d 
DSP c:\dspproj\dspfinal memory mapping command file 
lsiboot.obj DSP c:\dspproj\dspfinal start-up vector initialisation file 
dspmode.obj DSP c:\dspproj\dspfinal main object file to be linked 
dspmode.out DSP g:\…rfll\fecnod\dsp executable object file to be run by FEC 
dsp.c FEC g:\…rfll\fecnod\dsp main Equipment Module FEC source 
dsp.obj FEC g:\…rfll\fecnod compiled EM source 
30librar.obj FEC g:\…rfll\fecnod Interface library DSP - PC 
tms30.h FEC g:\…rfll\fecnod\dsp header file associated with library 
lmcload.obj FEC g:\…rfll\fecnod\dsp large memory model object file 
fecnod.exe FEC g:\…rfll\fecnod executable file run on PC start-up 
dsp.vbp User g:\…campb\dsp\vbasic\vbdev7 main Visual Basic GUI project 
genprocs.bas User g:\…campb\dsp\vbasic\vbdev7 some global scope procedures 
globals.bas User g:\…campb\dsp\vbasic\vbdev7 global scope variable and constants 
gsfuncs.bas User g:\…campb\dsp\vbasic\vbdev7 Graphics Server 4.5 declarations 
vbconsts.bas User g:\…campb\dsp\vbasic\vbdev7 standard VB constants 
mainmenu.frm User g:\…campb\dsp\vbasic\vbdev7 form interface and code of main menu 
vbdisp.frm User g:\…campb\dsp\vbasic\vbdev7 form interface, code of main display 
waitfm.frm User g:\…campb\dsp\vbasic\vbdev7 form interface and code of wait box 
dsp.exe User g:\…campb\dsp\vbasic\vbdev7 executable VB project file run by user 
 
 
In addition the following support files found in all Front-End Computers (in this 
project located under g:\…rfll\fecnod) are :-  
 
fec, linklist, emdecls.inc, emspecs.inc, fecdef.inc, qc.ini, fecnod.mak, sysgo.nod, 
commands.obj, dosnod.obj, eqpaqn.obj, eqpfuncs.obj, erlist.obj, linkcmds.obj, mainnod.obj, 
nodal.obj, nodfiles.obj, nodfuns.obj, nodsubs.obj, pcnod.obj, servers.obj, tcpserv.obj 
 
In the final implementation, all files will be kept in standard operational PS Controls 
directories. 
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APPENDIX 2 INTERFACE MODULES  
 
The name, directory path and a brief description of files associated with the two Interface 
modules is given here. The complete Pspice schematics of the two modules are included 
thereafter since immediate reference may be required. The source files for the programmable 




dsptdc.sch PSpice schematic diagram of the DSP interface card. 
tdccamac.sch PSpice schematic diagram of the TDC to CAMAC interface card 





tdcpld1.abl ABEL source file for the /h and /(h+1) counters used in tdccamac.sch (U7 
and U9). This creates the JEDEC file ictdc1.jed. 
tdcpld2.abl ABEL source file for the bunch counter latch and tri-state buffer used in 
tdccamac.sch (U8).  This creates the JEDEC file ictdc2.jed. 
tdcpld3.abl ABEL source file for the address decoder used in tdccamac.sch (U19).  This 
creates the JEDEC file ictdc3.jed. 
tdcpld44.abl ABEL source file for the address decoder used in dsptdc.sch (U6).  This 
creates the JEDEC file ictdc44.jed. 
ictdc1.jed See description of tdcpld1.abl 
ictdc2.jed See description of tdcpld2.abl 
ictdc3.jed See description of tdcpld3.abl 
ictdc44.jed See description of tdcpld44.abl 
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